Home
Book Club
About
Register
del.icio.us It |
Furl It |
Digg It
"As soon as the fear approaches near, attack and destroy it." Chanakya (Indian politician, strategist and writer, 350 BC-275 BC)
Main Menu
Home
Articles
SVTechie Blog
Links
Download
Discussion Forum
Photo Gallery
Quick Bites
FAQs
Disclaimer
Login
Username
Password
Remember me
Lost Password?
No account yet?
Register
Statistics
We have 2 guests online
SVTechie Recommends
Text Links
Website Builder
Home
FAQs
Contents/Sitemap
Contents/Sitemap
Home
Articles
Articles Main
General
Incognito+Qemu Persistant VM
Safe Browsing - the VM way
Portable Apps ....
What's New On SVTechie
C/C++ Coding Techniques
Dynamic Memory Allocation Performance
8 Queens on A Chessboard
Logic Design
Linked List Implementation in ASIC - Hardware
Linked List Implementation in ASIC - ANSI C
Linked List Implementation in ASIC
If A Number is An Exact Power of 2?
Location of Most Significant 'ON' Bit
Synthesis/ESL Market
Synthesis/ESL Technical
Logic Syntheis Overview
Pointer Aliasing - Designing Hardware with C Based Languages
Web Technologies & Design
Web Server @ Home - Installing PHP
Web Server @ Home - Installing MySQL
Web Server @ Home - Installing Apache2
Web Server @ Home - Installing cygwin
Web Server @ Home
SVTechie Blog
High Level Synthesis Resources
High Level Synthesis Tools: A Designer's Perspective
Designs: A HLS Perspective
HLS Tools Benchmarking System
Graph Representation
Dependence & High Level Synthesis
Limits of Instruction Level Parallelism
SPARK: High Level Synthesis Tool
Software
Intel CTO: multicore performance standards needed
Guidelines for writing efficient C/C++ code
Software performance considerations when using cache
Chip Design - Tech
Scots Institute to host free Mentor tools for startups
Design Compiler, Registers & Synthesis Runtime
Open-source tools ease C++ IC verification
Transaction assertions boost Jeda NSCa suite
Game Plan - Free Verification Planning Tool
Scots firm offers aid for multicore development
Moore's Law Threatened by Multi-Core Programmability Challenge
HP develops grain-size wireless chip
Calls for 'restrictive design rules' at 32-nm
Chip Design Methodologies Summary
Asynchronous Design in Verilog
ModelSim Event Scheduling: Weird
90nm Process Technology Highlights
Trade-offs with H.264, VC-1 and other advanced codecs
C-Language techniques for FPGA acceleration of embedded software
Simple designs aren't easy, speaker says
The why, where and what of low-power SoC design
Chip Design - Market Analysis
EDA may be hot again in 2007-2008
Complex semiconductor IP is an Indian opportunity
Web portal eases IP selection, evaluation
SpiraTech speeds chip bus models
UMC sees SoC driving 90 nm's growth
Innovation Big and Small
Cadence quietly buys DFM start-up
TSMC speeds up 45-nm intro
EDA startup snags $14 million in funding
Panel: EDA and IP vendors subservient to consumer
Holistic View - Designer vs EDA Developers
Systems, Architecture are key below 90-nm
SOC: Design foundry model proves itself in Taiwan
Structured-ASIC faithful plan their next moves
EDA industry needs to take responsibility, Madhavan says
Analysis: Influence of outsourced design on EDA
Half of design projects are late
Death Knoll Sounded for Structured ASIC
EDA Industry: An Interesting Perspective
Analysis: Chip Design Outsourcers Must Embrace IP
High Level Synthesis
NEC targets C-based design tool market
Celoxica, Gidel partner on ESL platform
FPGA-based accelerators boost Opteron
Brainy FPGA Tools? - High Level Synthesis
Silicon Hive launches image processor
Kurt, ESL & High Level Synthesis
The Problem with Threads
Growth in ESL - Good News?
General
Stock Backdating Scandal
Back from Vacation: Alaska Trip
Yet Another Nerd(ee) article
Building a dual-core PC without busting budget
Technique takes flight to quickly erase hard drives
Freak Accident
Failure and Fiasco
Web Design etc.
Book Club Modifications - V
Book Club, Z39.50, Yaz and Sudo
Book Club Modifications - IV
Book Club Modifications - III
Book Club Modifications - II
Book Club Development Notes
SVTechie Book Club modifications
SVTechie Book Club
Thoughts on Swap 2.0
BlogCal 1.5 Released
BlogSidebar 2.0 RC2 Released
Joomla, Akocomment & Mamblog
Installing JD Wordpress
Anything & Everything Indian
Mumbai blasts: An NRI's view
A Highway Called India
Indian Voter and 49O
Reservation, Media and students...
To Pity The Plumage And Forget The Dying Bird
Decision on quota is final: Arjun Singh
Why I Am An Atheist? - Bhagat Singh
Taking Sides
Vote Bank Politics & Reservation
Holi Hungama @ Stanford - Indian Festival of Color
Media - Watchdog of society
SVTechie Weblog Main
High Level Synthesis Resources
High Level Synthesis Tools: A Designer's Perspective
Designs: A HLS Perspective
HLS Tools Benchmarking System
Graph Representation
Dependence & High Level Synthesis
Limits of Instruction Level Parallelism
SPARK: High Level Synthesis Tool
Software
Intel CTO: multicore performance standards needed
Guidelines for writing efficient C/C++ code
Software performance considerations when using cache
Chip Design - Tech
Scots Institute to host free Mentor tools for startups
Design Compiler, Registers & Synthesis Runtime
Open-source tools ease C++ IC verification
Transaction assertions boost Jeda NSCa suite
Game Plan - Free Verification Planning Tool
Scots firm offers aid for multicore development
Moore's Law Threatened by Multi-Core Programmability Challenge
HP develops grain-size wireless chip
Calls for 'restrictive design rules' at 32-nm
Chip Design Methodologies Summary
Asynchronous Design in Verilog
ModelSim Event Scheduling: Weird
90nm Process Technology Highlights
Trade-offs with H.264, VC-1 and other advanced codecs
C-Language techniques for FPGA acceleration of embedded software
Simple designs aren't easy, speaker says
The why, where and what of low-power SoC design
Chip Design - Market Analysis
EDA may be hot again in 2007-2008
Complex semiconductor IP is an Indian opportunity
Web portal eases IP selection, evaluation
SpiraTech speeds chip bus models
UMC sees SoC driving 90 nm's growth
Innovation Big and Small
Cadence quietly buys DFM start-up
TSMC speeds up 45-nm intro
EDA startup snags $14 million in funding
Panel: EDA and IP vendors subservient to consumer
Holistic View - Designer vs EDA Developers
Systems, Architecture are key below 90-nm
SOC: Design foundry model proves itself in Taiwan
Structured-ASIC faithful plan their next moves
EDA industry needs to take responsibility, Madhavan says
Analysis: Influence of outsourced design on EDA
Half of design projects are late
Death Knoll Sounded for Structured ASIC
EDA Industry: An Interesting Perspective
Analysis: Chip Design Outsourcers Must Embrace IP
High Level Synthesis
NEC targets C-based design tool market
Celoxica, Gidel partner on ESL platform
FPGA-based accelerators boost Opteron
Brainy FPGA Tools? - High Level Synthesis
Silicon Hive launches image processor
Kurt, ESL & High Level Synthesis
The Problem with Threads
Growth in ESL - Good News?
General
Stock Backdating Scandal
Back from Vacation: Alaska Trip
Yet Another Nerd(ee) article
Building a dual-core PC without busting budget
Technique takes flight to quickly erase hard drives
Freak Accident
Failure and Fiasco
Web Design etc.
Book Club Modifications - V
Book Club, Z39.50, Yaz and Sudo
Book Club Modifications - IV
Book Club Modifications - III
Book Club Modifications - II
Book Club Development Notes
SVTechie Book Club modifications
SVTechie Book Club
Thoughts on Swap 2.0
BlogCal 1.5 Released
BlogSidebar 2.0 RC2 Released
Joomla, Akocomment & Mamblog
Installing JD Wordpress
Anything & Everything Indian
Mumbai blasts: An NRI's view
A Highway Called India
Indian Voter and 49O
Reservation, Media and students...
To Pity The Plumage And Forget The Dying Bird
Decision on quota is final: Arjun Singh
Why I Am An Atheist? - Bhagat Singh
Taking Sides
Vote Bank Politics & Reservation
Holi Hungama @ Stanford - Indian Festival of Color
Media - Watchdog of society
General Weblog
Anything & Everything Indian
High Level Synthesis
High Level Synthesis Resources
Chip Design - Market Analysis
Web Design etc.
Chip Design - Technical Information
Links
ASIC Links
Hot Deals
Puzzles Link
Multimedia Links
Web Design/Tools
Services & Outsourcing
Misc Links & Link Partners
Link Partners - II
Download
Discussion Forum
Photo Gallery
Gallery Help
How to Login into Gallery?
Gallery Overview
Register/Login to Photo Gallery?
SVTechie Photo Gallery
Gallery Main Page
Quick Bites
Quick Bites Main
Humor/Jokes
Lost Child :)
Movies & Law of Physics
Sardar strikes once again
Hide-n-Seek: Scientists Way
Kidnapping by Sardar Ji
More Sardar Jokes
35 Year Olds & A Genie
Sardar Jokes #2
Don't lie to Moms..
Concept Selling
Sardar Jokes
Mother in Law
Famous Quotes
Chanakya Quotes
Chanakya Quotes
Chanakya Quotes
Chanakya Quotes
Chanakya Quotes
Chanakya Quotes
Chanakya Quotes
Chanakya Quotes
Chanakya Quotes
Chanakya Quotes
Chanakya Quotes
Chanakya Quotes
Chanakya Quotes
Chanakya Quotes
Mahatma Gandhi
Mahatma Gandhi
Crackpot
Narayan Murthy
Mahatma Gandhi
Albert von
Failure & Fiasco
Brigham Young
Benjamin Disraeli
Dorothy Day
Matthew 5:15
Unknown
Unknown
J.Richard Clarke
Elbert Hubbard
Unknown
Karl G. Maeser
Unknown
Martin Luther King Jr
Elizabeth Cady Stanton
Marion Wright Edelman
William Arthur Ward
David O. McKay
Ralph Nader
Unknown
Heart & Mind #1
Winston Churchill # 1
Arundhati Roy #2
Arundhati Roy #1
Stark#1
Star Wars #1
Albert Einstein #2
Chogyam Trungpa
Media Watchdog
Albert Einstein #1
Unlock Nokia Cell Phone
IE Behavior Not Right
IVR Cheat Codes
Server Strike!!
Joomla! 1.0
FAQs
General Help
Guess the Number
Site Navigation Overview
Technical Entrepreneurship
Why SVTechie.COM?
Disclaimer
Book Club Help
SVTechie Book Club
Book Club FAQs
Book Club Agreement
Gallery Help
How to Login into Gallery?
Gallery Overview
Register/Login to Photo Gallery?
SVTechie Photo Gallery
Contents/Sitemap
Other Menu
Disclaimer
Mortgages
|
Loans
|
Loans
|
Internet Advertising
|
Loan Secured
© 2008 SVTechie :: Online Resources For Techies BY Techies
Joomla!
is Free Software released under the GNU/GPL License.