|
Written by SVTechie
|
|
Wednesday, 05 April 2006 |
|
Logic synthesis is the process of converting a high-level
description of design into an optimized gate-level representation. High level
description is represented using HDL Languages (Verilog/VHDL) in Register
Transfer Level (RTL) form. This article presents quick overview of Synthesis
technology.
This article covers definition of synthesis, logic synthesis and gives overview of ASIC design flow. After Synthesis tools are explained. Lastly, a example script is presented.
Please note: Most of the article refers to Design Compiler
as a synthesis tool but discussion can be extended to any tool. Undoubtedly,
Design compiler is most widely used synthesis tool, SVTechie.com does not endorse
any product, though DC will be used as tool example throughout the article.
|
|
Last Updated ( Wednesday, 12 April 2006 )
|
|
Read more...
|
|
|
Written by SVTechie
|
|
Wednesday, 07 July 2004 |
 Original Article can be read at Designing hardware with C-based languages
By Venkat Krishnaswamy, co-founder and engineering director at Calypto Design Systems, California. Published on 11/14/2005 in EETimes
With increasing design complexity and shortening time-to-market, hardware designers have sought to use higher levels of abstraction for both verification and design. For many hardware engineers, C-based languages (C/C++ or SystemC) have become a means to specify designs for verification, in addition to offering a starting point for implementation.
|
|
Last Updated ( Tuesday, 23 May 2006 )
|
|
Read more...
|
|
|
