Home
Book Club
About
Register
del.icio.us It |
Furl It |
Digg It
"Never make friends with people who are above or below you in status. Such friendships will never give you any happiness." Chanakya (Indian politician, strategist and writer, 350 BC-275 BC )
Main Menu
Home
Articles
SVTechie Blog
Links
Download
Discussion Forum
Photo Gallery
Quick Bites
FAQs
Disclaimer
Login
Username
Password
Remember me
Lost Password?
No account yet?
Register
Statistics
We have 3 guests online
SVTechie Recommends
Text Links
Website Builder
Home
SVTechie Blog
Software
Filter
Order
Date asc
Date desc
Title asc
Title desc
Hits asc
Hits desc
Author asc
Author desc
Ordering
Display #
5
10
15
20
25
30
50
Date
Item Title
Author
Hits
Friday, 25 August 2006
Intel CTO: multicore performance standards needed
SVTechie
22534
Wednesday, 05 April 2006
Guidelines for writing efficient C/C++ code
SVTechie
16354
Tuesday, 04 April 2006
Software performance considerations when using cache
SVTechie
14833
<< Start
< Prev
1
Next >
End >>
Results 1 - 3 of 3
High Level Synthesis Resources
( 7 items )
Chip Design - Tech
( 17 items )
Chip Design - Market Analysis
( 20 items )
High Level Synthesis
( 8 items )
General
( 7 items )
Web Design etc.
( 13 items )
Anything & Everything Indian
( 11 items )
[ Back ]
Blog Sidebar
Apr
May 2008
Jun
S
M
T
W
T
F
S
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
Blog Roll
Chips & BS
SVTechie Main Site
Fat Man Walking
Gita According to Gandhi
Bhagavad Gita - Wikipedia
ASIC Tutorials
Make Tutorial
categories
High Level Synthesis Resources
Software
Chip Design - Tech
Chip Design - Market Analysis
High Level Synthesis
General
Web Design etc.
Anything & Everything Indian
Latest in Blog
Scots Institute to host free Mentor tools for startups
Design Compiler, Registers & Synthesis Runtime
EDA may be hot again in 2007-2008
Open-source tools ease C++ IC verification
Transaction assertions boost Jeda NSCa suite
Game Plan - Free Verification Planning Tool
Intel CTO: multicore performance standards needed
Complex semiconductor IP is an Indian opportunity
Scots firm offers aid for multicore development
Stock Backdating Scandal
Moore's Law Threatened by Multi-Core Programmability Challenge
Book Club Modifications - V
Book Club, Z39.50, Yaz and Sudo
Book Club Modifications - IV
Book Club Modifications - III
NEC targets C-based design tool market
Book Club Modifications - II
HP develops grain-size wireless chip
Book Club Development Notes
SVTechie Book Club modifications
Calls for 'restrictive design rules' at 32-nm
Web portal eases IP selection, evaluation
Mumbai blasts: An NRI's view
Back from Vacation: Alaska Trip
High Level Synthesis Tools: A Designer's Perspective
A Highway Called India
Yet Another Nerd(ee) article
Designs: A HLS Perspective
SpiraTech speeds chip bus models
HLS Tools Benchmarking System
ASIC Technology
Archive
August, 2006
July, 2006
June, 2006
May, 2006
April, 2006
March, 2006
December, 2005
Secured Loans
|
Loans
|
Advertising
|
Loans
|
Loans
© 2008 SVTechie :: Online Resources For Techies BY Techies
Joomla!
is Free Software released under the GNU/GPL License.
SVTechie Blog